Search this site

Video Lectures on Digital Hardware Design by Prof. M. Balakrishnan

Video Lecture Series from IIT Professors :
Digital Hardware Design  

by Prof. M. Balakrishnan 

Prof. M. Balakrishnan
 He is a Professor in the Department of Computer Science & Engineering at I.I.T. Delhi. He obtained his B.E.(Hons.) in Electronics & Electrical Engg. from BITS Pilani with I rank in 1977 and Ph.D. from EE Dept. IIT Delhi in 1985. He worked as a Scientist in CARE, IIT Delhi from 1977 to 1985 where he was involved in designing and implementing real-time DSP systems. For the last 22 years, he is involved in teaching and research in the areas of digital systems design,electronic design automation and embedded systems. He has supervised 8 Ph.D. students and published nearly 75 conference and journal papers.





1
Introduction - I
2
Introduction - II View
3
Review of Combinational Circuit Design View
4
Combinational Circuit Design Using MSI Blocks View
5
Combinational Circuit Using Multiple Module View
6
Iterative Circuits View
7
Iterative Circuits (contd.) View
8
Logic Minimization Tabular Methods View
9
Sequential Circuits: Definitions and Classification View
10
 Sequential Circuits: State Equivalance and Minimization View
11
 State Machine Synthesis View
12
 State Machine Implementation Using Registers & Counters View
13
  Multiple State Machine Implementation and Clock Period View
14
 Designing with Memories View
15
 System Design Case Studies View
16
 Asynchronous Sequential Circuit View
17
 Asynchronous Sequential Circuit Design View
18
 State Assignment in Asynchronous Circuit View
19
 Microprogrammed Control View
20
 Microprogrammed Control Design View
21
 Microsequencer Design View
22
  Microprogram Optimization View
23
  Microinstruction Optimization View
24
 Introduction to VHDL View
25
 VHDL Modeling Styles View
26
 Behavioral Description in VHDL View
27
 Data Flow and Behavioral Modeling View
28
 Testing of Digital Circuits View
29
 Test Generation Methods View
30
 Test Generation Methods (Contd.) Boolean Difference and D - Algorithm View
31
  D - Algorithm View
32
  Testing of Sequential Circuits View
33
 Signature Analysis & Built - in - Self - Test (BIST) View
34
 Multi - Level Logic Synthesis View
35
 Low Power Design View
36
 Behavioral Synthesis View
37
 System Level Design & Modeling View